| |
CMOS Layout Design using MyChip Station
About the Author
Byungik Kang is an associate professor at Department of Computer
Engineering in Konyang University, Korea since 1991. He received
BS, MS, and Ph.D in Electrical Engineering from Hanyang University.
He was a visiting professor at San Jose State University and
a consultant at MyCAD, Inc. in Sunnyvale, California, in 1998.
His research interest includes CAD for VLSI, especially in physical
layout design automation.
Samuel Lee is currently the CAD director in Siemens
Microelectronics Inc. since 1998. He received BS, MS in Electrical
Engineering from Tuskegee University, 1980,and Ph.D Candidate from
University of Kentucky, 1982. He also worked for Valid Logic Inc.
from 1982 to 1990, Candence Design System from 1990 to 1992,
Toshiba from 1992 to 1994, Quality Semiconductor Inc. from 1994 to 1996,
and OPTi inc. from 1996 to 1998.
Jooweon Park currently works with Bright Microelectronics Inc.
as a layout designer since 1998. He received BS Electrical Engineering from Yonsei University, 1987.
He was with Hynix Semiconductor Research and Development Center as a DRAM designer, 1997-1998.
Synopsis
This book intends to provide to students who try to learn IC, especially CMOS, layout with a
systematic CMOS layout strategy and principle with a hands-on IC layout tools. This will help the
college students to learn and to understand CMOS layouts in relation to circuits and logics. Those
who wish to s/her career as an IC layout designer can start his/her learning by studying and learning
the basic design principles described in the book. Even though it contains some advanced layout topics,
the book can not accommodate he industry's layout know how's in this simple introductory work.
The serious designer and carrer seeker has to build up his/her skills in the practical design projects
in the industry.
The book also extensively used an IC design tool set, MyChip Station of MyCAD, to actually design the
layout and to verify it. MyChip Station Comprises an IC layout editor, an Design Rule Checker, an
Electrical Rule checker and a Layout Versus Schematic tool. The tool set is running on
Windows and thus ideally fits in for the college students and IC design learners to start with.
It ahs been used paractically by industries for some years. The tool set is quite affordable for
individual users and some free-to-use versions are available by downloading from the web sites,
|
|
|
|
|
|